Login / Signup
PERI: A Configurable Posit Enabled RISC-V Core.
Sugandha Tiwari
Neel Gala
Chester Rebeiro
V. Kamakoti
Published in:
ACM Trans. Archit. Code Optim. (2021)
Keyphrases
</>
real time
hardware architecture
machine learning
website