Login / Signup
Design and Analysis of a Low-Power Ternary SRAM.
Youngchang Choi
Sunmean Kim
Kyongsu Lee
Seokhyeong Kang
Published in:
ISCAS (2021)
Keyphrases
</>
low power
power consumption
single chip
high speed
low cost
logic circuits
cmos technology
low power consumption
digital signal processing
vlsi architecture
power reduction
power dissipation
gate array
design process
high power
low voltage
nm technology
data transmission
embedded systems
power saving