Login / Signup
Design and Evaluation of multipliers for hardware accelerated on-chip EdDSA.
Harshita Gupta
Mayank Kabra
Nitin D. Patwari
Prashanth H. C.
Madhav Rao
Published in:
ISQED (2023)
Keyphrases
</>
case study
design process
high speed
building blocks
circuit design
physical design
formative evaluation
database
low cost
evaluation method
design decisions
single chip
evolvable hardware