Login / Signup

A 90nm CMOS digital PLL based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter.

Ping LuYing WuPietro Andreani
Published in: ISCAS (2012)
Keyphrases
  • data conversion
  • high speed
  • digital media
  • circuit design
  • data sets
  • genetic algorithm
  • low cost
  • low voltage
  • cmos image sensor
  • metal oxide semiconductor