Login / Signup
A flip-flop implementation for the DPA-resistant Delay-based Dual-rail Pre-charge Logic family.
Simone Bongiovanni
Mauro Olivieri
Giuseppe Scotti
Alessandro Trifiletti
Published in:
MIXDES (2013)
Keyphrases
</>
flip flops
high speed
power dissipation
efficient implementation
image processing
modal logic
multi valued