Login / Signup

Sizing CMOS circuits by means of the gm/ID methodology and a compact model.

Paul G. A. Jespers
Published in: SBCCI (2008)
Keyphrases