Login / Signup
IDD Waveforms Analysis for Testing of Domino and Low Voltage Static CMOS Circuits.
Hendrawan Soeleman
Dinesh Somasekhar
Kaushik Roy
Published in:
Great Lakes Symposium on VLSI (1998)
Keyphrases
</>
low voltage
high speed
random access memory
cmos technology
delay insensitive
power line