Login / Signup
Low Error Efficient Approximate Adders for FPGAs.
Waqar Ahmad
Berke Ayrancioglu
Ilker Hamzaoglu
Published in:
IEEE Access (2021)
Keyphrases
</>
low error
programmable logic
field programmable gate array
real valued
training set
hardware implementation
embedded systems
image processing algorithms
parallel computing
sample complexity
image processing
generalization error
machine learning
special case
support vector machine
learning problems