Enhancing timing-driven FPGA placement for pipelined netlists.

Kenneth Eguro Scott Hauck

Published in: DAC (2008)

Keyphrases

hardware implementation
parallel architecture
low cost
data driven
data flow
high speed
field programmable gate array
real time
single chip
hardware architecture
software implementation
database
social networks
image sequences
artificial neural networks
fpga implementation