Delay analysis of sub-path on fabricated chips by several path-delay tests.

Takanobu Shiki Yasuhiro Takashima Yuichi Nakamura

Published in: ISCAS (2010)

Keyphrases

high speed
shortest path
statistical analysis
path length
computer systems
quantitative analysis
endpoints