Login / Signup
Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching.
Jonas Diemer
Daniel Thiele
Rolf Ernst
Published in:
SIES (2012)
Keyphrases
</>
worst case
average case
upper bound
lower bound
error bounds
approximation algorithms
network topologies
np hard
high speed
greedy algorithm
computational complexity
formal model
theoretical analysis
formal methods
real time
low cost
running times
formal language
worst case analysis