A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs.

Published in: IEEE J. Solid State Circuits (2004)

Keyphrases