A Dual-Layer Fault Manager for systems based on Xilinx Virtex FPGAs.

Ignacio Herrera-Alzu Marisa López-Vallejo C. Gil Soriano

Published in: DFTS (2015)

Keyphrases

field programmable gate array
real time
management system
image processing
pattern recognition
computer systems
hardware implementation