Login / Signup
Leverage Redundancy in Hardware Transactional Memory to Improve Cache Reliability.
Zhichao Yan
Hong Jiang
Witawas Srisa-an
Sharad C. Seth
Yujuan Tan
Published in:
ICPP (2018)
Keyphrases
</>
speculative execution
image processing
blue gene
low cost
real time
computing systems
massively parallel
address space
signal processing
embedded systems
hardware design
transactional memory
software systems
hardware implementation
parallel execution
memory subsystem