Login / Signup
Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies.
Massimo Alioto
Elio Consoli
Gaetano Palumbo
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2011)
Keyphrases
</>
power dissipation
high speed
design process
cmos technology
case study
user interface
conceptual model
design methodology
pattern recognition