Login / Signup

Design and performance of Multinet switch a multistage ATM switch architecture with partially shared buffers.

Hyong S. Kim
Published in: IEEE/ACM Trans. Netw. (1994)
Keyphrases