Login / Signup
A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz.
Sami Karvonen
Thomas A. D. Riley
Juha Kostamovaara
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2005)
Keyphrases
</>
high speed
cmos technology
circuit design
low power
power consumption
domain specific
vlsi circuits
analog vlsi
delay insensitive
charge coupled devices
nm technology
low voltage
domain experts
low cost
band limited
rotation invariant
domain independent
flip flops
real time
digital circuits
database