Tessellation-based multi-block memory mapping scheme for high-level synthesis with FPGA.

Juan Escobedo Mingjie Lin

Published in: FPT (2016)

Keyphrases

high level synthesis
parallel architecture
hardware implementation
high speed
pattern recognition
processing elements
search algorithm
field programmable gate array
low cost
signal processing
memory requirements
shared memory