Login / Signup
DG-SRAM: a low leakage memory circuit.
Praveen Elakkumanan
Charan Thondapu
Ramalingam Sridhar
Published in:
SoCC (2005)
Keyphrases
</>
random access memory
power consumption
high speed
power dissipation
low voltage
low power
digital government
leakage current
memory usage
power reduction
computing power
embedded dram
data sets
cmos technology
memory management
circuit design
computational power
data transmission