Login / Signup

A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET.

Yohan FransJaewook ShinLei ZhouParag UpadhyayaJay ImVassili KireevMohamed ElzeftawiHiva HedayatiToan PhamSantiago AsuncionChris BorrelliGeoff ZhangHongtao ZhangKen Chang
Published in: IEEE J. Solid State Circuits (2017)
Keyphrases