Login / Signup
A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation.
Vincent von Kaenel
Daniel Aebischer
Christian Piguet
Evert Dijkstra
Published in:
IEEE J. Solid State Circuits (1996)
Keyphrases
</>
high speed
power consumption
clock frequency
low power
nm technology
cmos technology
power supply
real time
power management
circuit design
hd video
power dissipation
neural network
video sequences
high frequency
special purpose hardware