Login / Signup

Design of an efficient memory subsystem for network processor.

Shuguang GongHuawei LiYufeng XuTong LiuXiaowei Li
Published in: ASP-DAC (2005)
Keyphrases
  • memory subsystem
  • ibm zenterprise
  • single chip
  • wireless sensor networks
  • instruction set
  • dynamic random access memory