JIT trace-based verification for high-level synthesis.

Liwei Yang Magzhan Ikram Swathi T. Gurumani Suhaib A. Fahmy Deming Chen Kyle Rupnow

Published in: FPT (2015)

Keyphrases

high level synthesis
parallel architecture
model checking
scheduling problem
design space exploration
signature verification
pattern recognition
optimal solution
java virtual machine