Login / Signup
Hardware architecture for large parallel array of Random Feature Extractors applied to image recognition.
Aakash Patil
Shanlan Shen
Enyi Yao
Arindam Basu
Published in:
Neurocomputing (2017)
Keyphrases
</>
image recognition
hardware architecture
feature extractors
image classification
hardware implementation
face recognition
pattern recognition
hardware architectures
real time
artificial neural networks
parallel processing