Hardware architecture for packet classification with prefix coloring.

Viktor Pus Michal Kajan Jan Korenek

Published in: DDECS (2011)

Keyphrases

hardware architecture
decision trees
support vector machine
data structure
pattern recognition
classification accuracy
feature extraction
support vector
training set
feature vectors
hardware implementation
machine learning
artificial intelligence