Login / Signup

A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a multi-mode rotational binary phase detector.

Ki-Hyun PyunDae Hyun KwonWoo-Young Choi
Published in: APCCAS (2016)
Keyphrases