Design of a sub-picosecond-jitter delay-lock-loop for interleaved ADC sample clock synthesis.

John A. McNeill Jianping Gong Rabeeh Majidi

Published in: MWSCAS (2013)

Keyphrases

data sets
evolutionary algorithm
integrated circuit
real time
neural network
learning algorithm
case study
building blocks
design process
computer aided
engineering design
design methodology
design tools