Login / Signup

A Sub-μW Energy Harvester Architecture With Reduced Top/Bottom Plate Switching Loss Achieving 80.66% Peak Efficiency in 180-nm CMOS.

Mohamed MegahedTejasvi Anand
Published in: IEEE J. Solid State Circuits (2023)
Keyphrases