High-Speed Parallel Hardware Architecture for Galois Counter Mode.

Published in: ISCAS (2007)

Keyphrases

parallel hardware
high speed
real time
mixed mode
low power
management system
learning algorithm
network architecture
loosely coupled
machine learning
information retrieval
association rules
formal concept analysis
design considerations
master slave
high speed networks