Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs.
André Flores dos SantosLucas Antunes TambaraFabio BenevenutiJorge L. TonfatFernanda Lima KastensmidtPublished in: ARC (2017)