Login / Signup
A Novel instruction stream buffer for VLIW architectures.
Jih-Ching Chiu
Kai-Ming Yang
Published in:
Comput. Electr. Eng. (2010)
Keyphrases
</>
level parallelism
data streams
multi core processors
memory hierarchy
instruction set
real time
sliding window
multimedia
learning disabled students
embedded systems
buffer size
cooperative learning
data sets
parallel processing
case study
neural network
elementary school
computer software
database systems