Login / Signup

Loop profiling tool for HPC code inspection as an efficient method of FPGA based acceleration.

Marcin PietronPawel RussekKazimierz Wiatr
Published in: Int. J. Appl. Math. Comput. Sci. (2010)
Keyphrases