Versus Conventional Testing for CMOS Sea-of-Gate IC's.

K. Sawada S. Kayano

Published in: ITC (1992)

Keyphrases

cmos technology
power consumption
nm technology
low cost
test cases
low power
artificial neural networks
software testing
artificial intelligence
high speed
integrated circuit
delay insensitive
vlsi circuits
hd video