Login / Signup

Multilevel timing-constrained full-chip routing in hierarchical quad-grid model.

Jin-Tai YanYen-Hsiang ChenChia-Fang LeeMing-Ching Huang
Published in: ISCAS (2006)
Keyphrases