Login / Signup
Power Reduction in VLIW Processor with Compiler Driven Bypass Network.
Neeraj Goel
Anshul Kumar
Preeti Ranjan Panda
Published in:
VLSI Design (2007)
Keyphrases
</>
power reduction
level parallelism
power saving
power consumption
peer to peer
communication networks
low power
wireless sensor networks
low cost
computer architecture
image processing
computer simulation
network structure