Login / Signup
Characterization of 14nm CMOS Technology At Cryogenic Temperatures Using Dense Addressable Arrays.
Raphael Robertazzi
David J. Frank
Kevin Tien
John Timmerwilke
Peilin Song
Daniel J. Friedman
Published in:
VTS (2024)
Keyphrases
</>
cmos technology
low power
spl times
parallel processing
low voltage
power consumption
power dissipation
low cost
image sensor
silicon on insulator
mixed signal
real time
pattern recognition
digital images
high speed