Login / Signup

Approximate TMR for selective error mitigation in FPGAs based on testability analysis.

Antonio Sanchez-ClementeLuis EntrenaFernanda Lima Kastensmidt
Published in: AHS (2018)
Keyphrases