15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS.
Ahmed ElkholyAmr ElshazlySaurabh SaxenaGuanghua ShuPavan Kumar HanumoluPublished in: ISSCC (2014)