Login / Signup
A Hierarchal Approach for Power Reduction in VLSI Chips.
Prakash Arunachalam
Jacob A. Abraham
Manuel A. d'Abreu
Published in:
Great Lakes Symposium on VLSI (1996)
Keyphrases
</>
power reduction
power dissipation
chip design
high speed
low power
power consumption
digital signal processing
power saving
finite state machines
design methodology
real time
signal processing
energy efficiency