Area Utilization Based Mapping for Network-on-chip Architectures with Over-sized IP Cores.

Hsin-Chou Chi Jr-Fen Ferng Yu-Chen Hsieh

Published in: HPCC-ICESS (2012)

Keyphrases

network on chip
multi core processors
multi processor
routing algorithm
interconnection networks
parallel architectures
network simulator