On nominal delay minimization in LUT-based FPGA technology mapping.

Jason Cong Yuzheng Ding

Published in: Integr. (1994)

Keyphrases

fpga technology
hardware implementation
bayesian networks
objective function
field programmable gate array
information systems
pairwise
probabilistic model
lookup table
inverse halftoning