Login / Signup

Partitioning and ordering of CMOS circuits for switch level analysis.

Michael Payer
Published in: Integr. (1991)
Keyphrases
  • high speed
  • low cost
  • circuit design
  • delay insensitive
  • real time
  • databases
  • machine learning
  • levels of abstraction
  • mathematical analysis