A symbolic RTL synthesis for LUT-based FPGAs.

Stanislaw Deniziak Mariusz Wisniewski

Published in: DDECS (2009)

Keyphrases

inverse halftoning
hardware implementation
high level
program synthesis
image sequences
texture synthesis
symbolic representation
lookup table
real time
case study
field programmable gate array
smart camera
symbolic data
connectionist systems