Login / Signup
All-digital delay-locked loop for 3D-IC die-to-die clock synchronization.
Ching-Che Chung
Chi-Yu Hou
Published in:
VLSI-DAT (2014)
Keyphrases
</>
phase locked loop
neural network
high speed
integrated circuit
data sets
data mining
image sequences
end to end
multipath