Login / Signup

Design of a Giga-bit Hardware Accelerator for the iSCSI Initiator.

Chung-Ho ChenYi-Cheng ChungChen-Hua WangHan-Chiang Chen
Published in: LCN (2006)
Keyphrases
  • hardware architecture
  • real time
  • low cost
  • software architecture
  • hardware and software
  • circuit design
  • neural network
  • computer systems
  • design process
  • embedded systems
  • network design
  • computer architecture
  • single chip