Login / Signup

A 1.2v 11b 100Msps 15mW ADC realized using 2.5b pipelined stage followed by time interleaved SAR in 65nm digital CMOS process.

Pratap Narayan SinghAshish KumarChandrajit DebnathRakesh Malik
Published in: CICC (2008)
Keyphrases