Redundant circuits with latchup protection.

Vladimir Petrovic Günter Schoof Zoran Stamenkovic

Published in: ICECS (2013)

Keyphrases

high speed
information security
vlsi circuits
privacy protection
protection scheme
databases
delay insensitive
highly redundant
learning algorithm
search algorithm
security level
cmos technology
analog circuits
high level synthesis
previously mentioned