Login / Signup

Extension of a transistor level digital timing simulator to include first order analog behavior.

Rakesh ChadhaChin-Fu Chen
Published in: ICCD (1988)
Keyphrases