Implementation of a high speed multiplier using carry lookahead adders.

Wesley Chu Ali I. Unwala Pohan Wu Earl E. Swartzlander Jr.

Published in: ACSSC (2013)

Keyphrases

high speed
hardware implementation
bit parallel
real time
efficient implementation
low power
parallel implementation
floating point
implementation issues
information retrieval
e learning
objective function
signal processing