Login / Signup

Layer-Aware Design Partitioning for Vertical Interconnect Minimization.

Ya-Shih HuangYang-Hsiang LiuJuinn-Dar Huang
Published in: ISVLSI (2011)
Keyphrases